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Abstract
The security of your data and of your network is in the
hands of intrusion detection systems, virus scanners and
spam ﬁlters, which are all critically based on string match-
ing. But network links are getting faster and faster, and
string matching is getting more and more diﬃcult to per-
form in real time. Traditional processors are not keeping up
with the performance demands, whereas specialized hard-
ware will never be able to compete with commodity hard-
ware in terms of cost eﬀectiveness, reusability and ease of
programming.
Advanced multi-core architectures like the IBM Cell
Broadband Engine promise unprecedented performance at
a low cost, thanks to their popularity and production vol-
ume. Nevertheless, the suitability of the Cell processor to
string matching has not been investigated so far.
In this paper we investigate the performance attainable
by the Cell processor when employed for string matching
algorithms based on Deterministic Finite-state Automata
(DFA). Our ﬁndings show that the Cell is an ideal candidate
to tackle modern security needs: two processing elements
alone, out of the eight available on one Cell processor pro-
vide suﬃcient computational power to ﬁlter a network link
with bit rates in excess of 10 Gbps.
1 Introduction
A Network Intrusion Detection System (NIDS) is an ef-
fective way to provide security to systems connected to the
network. At the heart of a NIDS there is string matching
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algorithm, that allows the system to make decisions based
not only on the packet headers, but on the actual content of
the data ﬂow.
Most payload scanning applications have a common re-
quirement for string matching. For example, the presence
of a speciﬁc string of bytes can identify the presence of an
Internet worm or a malicious executable program. Because
the location of such strings in the packet payload and their
length is unknown, string matching algorithms must be able
to detect strings of diﬀerent lengths starting at arbitrary lo-
cations in the packet payload.
Packet inspection applications must be able to operate at
wire speed: with network performance quickly increasing
thanks to newer, more powerful version of Gigabit Ether-
net, it is becoming increasingly diﬃcult for software-based
solutions to keep up with the line rates. In addition to the
technological advances in network communication, we are
also experiencing an explosion in the size of the data dic-
tionaries that contain the strings that we need to match with
the incoming stream of data.
Several hardware-based techniques have been employed
for implementing packet inspection applications. In most
cases, special algorithms have been developed on Field Pro-
grammable Gate Arrays (FPGAs)[8, 15], exploiting the po-
tentially high level of parallelism available on these devices.
A typical example is the implementation of Bloom ﬁlters
on FPGAs [7, 13, 14]. A Bloom ﬁlter [2] is a data struc-
ture that stores a set of signatures compactly by computing
multiple hash functions on each member of the input set.
This technique queries a database of strings to check for
the membership of a particular string. Another approach to
implement string matching algorithms is through the use of
Deterministic Finite State Automata (DFA). DFAs can ef-
ﬁciently implement algorithms (such as Aho-Corasick [1])
which allow to search for strings in a given dictionary. If the
dictionary is expressed as a set of regular expressions rather
than a set of exact strings, eﬃcient techniques exist to gen-
erate a DFA which recognizes occurrences of all the regularexpressions at the same time [4]. The literature presents
numerous FPGA-based implementations of Aho-Corasick
search algorithms [5, 16, 17, 10], with diﬀerent degrees of
performance and diﬀerent dictionary sizes. Many other eﬃ-
cient string search algorithms exist, such as Knuth-Morris-
Pratt [12], Boyer-Moore [3], Commentz-Walter [6], Wu-
Manber [18] and their numerous derivatives, but they are
not frequently adopted in security applications. In fact, they
are based on heuristics and their workload depends on the
input data, which makes them vulnerable to attacks based
on malicious input streams speciﬁcally designed to over-
load them.
Meanwhile, the computing community is assisting to a
shift of paradigm in processor design: gate densities, clock
frequencies and heat dissipation are all reaching their phys-
ical limits, and the future promises of more computational
power reside in the availability of more and more paral-
lelism, through multiple cores on the same silicon die. The
IBM Cell Broadband Engine (Cell BE, for short) is the most
prominent member of the advanced multi-core processor
family. This class of architectures promises unprecedented
performance at a low cost, thanks to their popularity and
production volume. Because of their relatively low cost and
their signiﬁcantly higher ﬂexibility and ease of program-
ming, multi-core processors could represent tough competi-
tors to FPGA-based solutions in many application domains
including network security, provided that they will be able
to provide a level of performance which is comparable with
the one provided by FPGAs.
Despite their performance potential, to the best of our
knowledge, no works in literature have speciﬁcally tackled
the problem of optimally mapping DFA-based string match-
ing algorithms on advanced multi-core processors. In this
paper, weanalyzetheperformanceattainablebytheCellBE
processor when performing string matching through a DFA-
based algorithm. Although we report experimental setup
and data referring to the Cell BE architecture, the overall
parallelization strategies we propose are general, and ap-
plicable to any other advanced multi-core architecture, e.g.
like the one announced by Intel in its TeraScale initiative,
which hosts 80 homogeneous processor cores on the same
silicon die.
Our experiments show that the Cell BE architecture pro-
vides a considerable amount of performance: two of the
eight processing elements which compose a Cell processor
proved capable of performing a real-time ﬁltering of a net-
worklinkwithabitrateof10Gbps. TheCellalsoprovidesa
remarkable degree of freedom in terms of the wide range of
conﬁgurations in which multiple processing elements can
be combined together to reach higher performance or to
support larger dictionaries. In summary, the Cell architec-
ture proves to be an ideal candidate for the implementation
of DFA-based string search algorithms.
The remainder of this paper is organized as follows. In
Section 2 we review the peculiar architectural characteris-
tics of the Cell processor. Section 3 introduces the concept
of DFA tile, which maps a DFA string acceptor to a process-
ing element in the Cell BE, and Section 4 presents its imple-
mentation and discusses its performance. In Section 5 we
show how tiles can be combined to increase performance
and dictionary size. In Section 6 we present a technique
which allows to employ arbitrarily large dictionaries at the
price of a smooth degradation in performance. Section 7
concludes the paper.
2 Overview of the Cell BE Processor
This section discusses peculiar characteristics of the
IBM Cell BE which are relevant in this context. These char-
acteristics determine the way in which programmers must
write software if they want to exploit the computational
power available on the Cell.
The Cell BE [9] is a heterogeneous, multi-core chip ca-
pable of massive ﬂoating point processing, optimized for
compute-intensive workloads and broadband, rich media
applications. It is composed of one 64-bit Power Proces-
sor Element (PPE), 8 specialized co-processors called Syn-
ergistic Processing Elements (SPE), a high-speed memory
controller and a high-bandwidth bus interface.
The PPE is responsible for running the operating sys-
tem and coordinating the SPEs. It is a traditional 64-bit
PowerPC processor core with a VMX unit, 32 KB Level 1
instruction cache, 32 KB Level 1 data cache, and 512 KB
Level 2 cache. The PPE is a dual issue, in-order execution
design, 2-way SMT, running at 3.2 GHz.
Each of the 8 SPEs contains a Synergistic Processing
Unit (SPU), a memory ﬂow controller, a memory manage-
ment unit, a bus interface and an atomic unit for synchro-
nization mechanisms. The SPU is a RISC-style processor
with SIMD instructions and a large number (128) of wide
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Figure 1. The Element Interconnect Bus.
2registers (128 bit). The large number of registers facilitates
eﬃcient instruction scheduling and loop unrolling. To fully
exploit the computational potential of the SPUs, the pro-
grammer must write explicit data-level parallel code by us-
inganextendedCsyntaxwithintrinsics. Scalarcodeshould
be avoided: in fact a scalar operation is compiled as SIMD
operation of which only a slice of the output is used. And
even if a scalar operation produces a portion of the output
of a SIMD one, it has the same cost.
SPU instructions cannot access the main memory di-
rectly. Rather, they access a 256 kbyte local store (LS)
memory, which holds both instructions and data. The lo-
cal store is in fact a software-controlled scratchpad, and it
is the programmer’s responsibility to manage its contents
by transferring data from main memory to the LS and back
via explicit DMA commands. Program execution continues
unaﬀected in the SPU while a DMA transfer is in progress.
This allows the programmer to overlap computation and
data transfer steps in such a way that the transfer latency
is completely hidden (e.g. via double-buﬀering techniques,
as we detail in Section 6).
The PPE and SPEs communicate through an internal
high-speed Element Interconnect Bus (EIB) (see Figure 1),
which is the heart of the Cell processor’s communication
architecture. It has separate communication paths for com-
mands and data, and the data network consists of four 16
byte-wide data rings, two of which run clockwise and the
other two counter-clockwise. The EIB operates at half the
processor clock speed, and exhibits a peak bandwidth equal
to 204.8 Gbyte/s [11].
This speed is attainable only by intra-chip data transfers.
Fortransfers involvingmain memory, the peakbandwidth is
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Figure 2. Available aggregate bandwidth from
the main memory to the SPEs, at varying
block size.
25.6 Gbyte/s. The actual achieved data bandwidth depends
on a number of factors: mutual alignment of the source and
destination addresses, interference with transfers already in
progress, the number of Cell BE chips in the system, direc-
tion of the transfer, the eﬃciency of the data arbiter and,
above all, the size of the transferred block. The program-
mer must transfer data in blocks large enough to amortize
the bus negotiation overhead. Figure 2 shows that, in con-
ditions of heavy traﬃc, bandwidth values close to the peak
can be reached only when transferred block are at least 256
bytes or larger. In practice, programs should access the
main memory at a medium-large granularities only.
3 Using Deterministic Finite Automata as
String Acceptors
String matching is the core of network security systems
like intrusion detectors, deep-inspection ﬁlters, spam ﬁlters
and on-line virus scanners. A number of exact string match-
ing algorithms are based on a Deterministic Finite Automa-
ton (DFA) used as a language acceptor. DFA-based algo-
rithmsperformastatetransitionperindividualinputsymbol
consumed, and enter one of the ﬁnal states when the input
matches one of the words in the dictionary. DFA-based al-
gorithms are very common in security applications, because
their workload is content-independent, which makes them
immune from overload attacks based on malicious contents.
A ﬁnite state acceptor is a quintuple (Σ,S, s0,δ,F),
where Σ is the input alphabet (a ﬁnite non empty set of
symbols), S is a ﬁnite non empty set of states, s0 ∈ S is
the initial state, δ is the state transition function and F is
the set of ﬁnal states, a (possibly empty) subset of S. Given
a current state and an input symbol, the transition function
yields a new state: δ : S × Σ → S.
We consider each byte in the input stream as one input
symbol. The DFA reads in the input one symbol at a time
and performs a state transition according to the current state
and the value of the input. If the destination state s is ﬁnal
(s ∈ F), then the current string is recognized. The acceptor
enters a ﬁnal state whenever a portion of the stream matches
a word in the dictionary. In network security, this usually
marks the detection of malicious contents. Therefore, DFAs
should transit across non-ﬁnal states the vast majority of
time, whereas each ﬁnal state should be associated with a
type ofmalign content. Consequently, non-ﬁnal to non-ﬁnal
state transitions should be considered the steady state of the
system, and the case to optimize.
We express and compare the performance of diﬀerent
implementations of string matching algorithms in terms of
throughput, i.e. the number of input symbols which are pro-
cessed in the unit of time, which also measures the max-
imum number of state transitions possible in the unit of
time. This quantity is consistent across implementations
3Implementation Version 1 2 3 4 5
SIMD Vectorization No Yes Yes Yes Yes
Loop Unroll Factor – – 2 3 4
Total cycles per action 311316 123976 90200 82182 91833
State transitions (= input block size) 16384 16384 16384 16416 16384
Clock cycles per DFA transition 19.00 7.57 5.51 5.01 5.61
Throughput (M transitions/s) 168.41 422.89 581.25 639.21 570.91
Throughput (Gbps) 1.35 3.38 4.65 5.11 4.57
Average CPI 2.60 0.67 0.63 0.64 0.62
Dual issue % 0.0 43.8 48.3 48.7 48.6
Stall % 63.2 7.4 0.0 0.0 0.6
Registers used 4 40 81 124 spill
Speedup 1.00 2.51 3.45 3.79 3.39
Table 1. The highest performance is obtained with SIMDization and accurate loop unrolling.
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Figure 3. SPE Local store usage in our pro-
posed implementation.
with diﬀerent internal degrees of parallelism, which pro-
cess a diﬀerent number of streams concurrently. We express
throughput values in terms of billion bits processed per sec-
ond (Gbps) when we compare ﬁltering throughput against
the bitrate of a network link.
For the moment, we focus on a single SPE at a time. We
call a DFA tile the implementation of a DFA acceptor real-
ized on a single SPE, with a state transition table which ﬁts
the local store available in a SPE. A DFA tile alone can real-
ize a string search against a dictionary compatible with the
limit just introduced, at a given speed. If a larger dictionary
is desired, or a higher performance is needed, multiple DFA
tiles can be combined, as explained later.
4 Mapping DFA Acceptors onto the Cell BE:
Implementation and Results
We now derive the maximum performance attainable by
a single DFA tile. All the experiments and the measure-
ments refer to implementations of the algorithm in C lan-
guage, as described in this section, using the Cell BE intrin-
sics and language extensions, and compiled it with GNU
GCC version 4.0.2. We have run the experiments on the a
pre-production IBM DD3 Cell Blade. Proﬁling data come
from the full-system simulator provided with the IBM Cell
BE SDK version 1.1.
First, we describe the data structures we have chosen to
representtheDFA.Allourdesignchoicesareaimedatmak-
ing the algorithm ﬁt as much as possible the hardware char-
acteristics of the SPE, thus maximizing its performance.
The optimized representation of the DFA of our choice is
as follows. We represent the State Transition Table (STT)
as a data structure in the form of a complete table of words,
having a row for each state and a column for each of the
possible inputs. We represent the current state in the form
of a pointer to the table row corresponding to that state. Ex-
perimental results show that a realistic upper bound for the
number of states of a tile is between 1520 and 1712, see
Figure 3.
In accordance with the requirements of most security ap-
plications whose ﬁlters do not need to be case-sensitive, we
consider a restrained input range, containing 32 rather than
256 input symbol choices. For the sake of reduced mem-
ory footprint, we assume that an appropriate data-reduction
strategy has been employed to fold the 0-255 character
range into a smaller interval, e.g. the 32 values from 0x40
to 0x5F, which comprise the uppercase Latin alphabet plus
other 6 characters. Such a data-reduction can be trivially
implemented in an inexpensive way.
4Appropriate data alignment allows us to reduce the com-
putation associated with a state transition, and to compact
the STT representation. In detail, we allocate the STT at
an aligned location and choose an input set width which is
a power of two. So, we can represent states by pointers to
STT lines, and the last bits in these pointers are zero. There-
fore, these last bits can be used to encode whether the next
state is ﬁnal, plus other frugal output values if needed.
We consider a bare-bone, purely sequential implemen-
tation of a DFA acceptor which complies with the above
design choices, and counts the number of occurrences of
dictionary entries in the given block of input data. This is
suﬃcient in a large majority of application contexts, where
a single match is suﬃcient to trigger further checks or to
discard a network packet. This corresponds to “Implemen-
tation version 1” in Table 1. This code does not exploit
eﬃciently the hardware features of the Cell BE: it does not
use SIMD (single instruction multiple data) instructions and
it uses only 4 out of the 127 available registers. An SPE
contains two distinct pipelines which are able to issue two
instructions at the same time, provided that they do not con-
ﬂict. This implementation is unable to exploit this feature.
As a result, the number of clock cycles per instruction (CPI)
is high, 2.6, and the throughput is low, 1.35 Gbps.
We obtained a more eﬃcient implementation by exploit-
ing SIMD instructions to process in parallel the 16 bytes
which compose a 128-bit word. A SIMD-ized implementa-
tion which processes 16 streams in parallel is 2.51 times
faster than a sequential implementation which processes
one stream (see Implementation Version 2 in Table 1). This
implementation maintains 16 distinct DFAs, each working
on a distinct input stream but sharing the same STT. The
input streams are interleaved such that each quadword of
the input (128 bit, 16 byte) contains at position i-th a byte
from the i-th stream, which will be processed by the i-th
DFA in the tile. Stream interleaving is a reasonably inex-
pensive operation, and can actually be mapped on the PPE,
thus leaving all the 8 SPEs in a Cell BE available for other
tasks.
The data-ﬂow structure of this implementation is given
in Figure 4. This implementation exploits better the regis-
ters (40 out of 127) and the two pipelines (43.8% of the is-
sues are dual), reaching a lower CPI, 0.67. The compiler is
still unable to reschedule instructions in such a way that no
stalls occur (7.4% of the cycles are dependency stalls). To
helpthecompilerinremovingthesestalls, wemanualunroll
instances of this data ﬂow. We have unrolled it a diﬀerent
number of times to determine the optimal conﬁguration (see
Implementation versions 3–5 in Table 1). The optimal un-
roll factor is 3 (Implementation Version 4), which ensures
almost complete register utilization (124 out of 127) with-
out spills, a high dual issue rate and no stalls. To the best of
our knowledge, this leads to the highest possible throughput
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Figure 4. An optimal implementation of a DFA
acceptor. The diagram shows which opera-
tions are SIMDized and which ones are not.
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Figure 5. We hide the cost of data transfers
by overlapping them with computation.
attainable by a single DFA tile, which is 5.11 Gbps.
For simplicity, so far we have not considered the over-
headduetotransferringnewblocksoftheinputstreamsinto
the tile, i.e. into the SPE’s local store. We now show that
the latency associated with this transfer can be completely
hidden by overlapping computation and communication. To
do so, we adopt a double buﬀering technique for the input
stream blocks, and transfer buﬀers with DMA commands.
Computation can continue unaﬀected while DMA trans-
fers are in progress. With the block sizes considered be-
fore (4–16 kbyte) computation always takes more time than
data transfer. In the worst traﬃc conditions on the mem-
ory bus (all the SPEs accessing the memory at the same
time), the available aggregate memory bandwidth is 22.05
Gbyte/s (see Figure 2), i.e. 2.76 Gbyte/s per SPE. There-
fore, the time required to transfer a block of 16 kbyte is 5.94
µs, while the time required to process it is 25.64 µs. This
leads to the schedule depicted in Figure 5: computation and
data transfer can be overlapped in such a way that the cost
of all data transfers (except the ﬁrst one) is completely hid-
den. Values in the ﬁgure refer to an input data block size of
16 kbyte. The same considerations hold even when smaller
block sizes are chosen, down to 512 bytes.
1 SPE
1 DFA 1.5k states,
5.11Gbps
1 SPE
1 DFA 1.5k states,
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5.11Gbps
STT 1 STT 2
Input streams 1/2 Input streams 2/2
Input streams
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
(a) DFA tiles “in parallel”
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Input streams Input streams
Figure 6. Composition “in series” and “in par-
allel” of DFA tiles.
5 Composing DFA Tiles to Increase Perfor-
mance and Dictionary Size
In the previous section we have determined the maxi-
mum throughput attainable by a single DFA tile. But, de-
pending on the application, the functionalities oﬀered by a
single tile may not be suﬃcient, either in terms of through-
put, or in terms of dictionary size, or both. To address these
needs, a system composed by multiple tiles can be imple-
mented.
When more throughput is needed, multiple identical tiles
can be used concurrently on distinct (with a minor overlap-
ping) portions of the input streams. We say that two DFAs
combined in this way are “in parallel”, by analogy with
an electric circuit (see Figure 6(a)). The two tiles have an
identical STT and therefore recognize the same dictionary.
Since they operate on two portions of the input streams
which are separate (except for a small overlapping region,
to allow matching of strings which cross the boundary), the
combined throughput is eﬀectively doubled.
The use of multiple tiles in a parallel conﬁguration al-
lows designers to eﬀectively multiply the throughput. This
is possible because string matching is an “embarrassingly
parallel” problem, which does not need communication
among processing elements, thus allowing for the use of an
arbitrary large number of processors without incurring con-
gestion issues. Mapping a DFA tile to each of the 8 SPEs
in a Cell BE leads to a performance limit of 5.11 × 8 =
40.88 Gbps attainable by a single Cell BE processor, under
the assumption that stream interleaving is performed by the
PPE, and the remaining computational power of the PPE is
6Input streams
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Figure 7. Example of a mixed series/parallel
tile conﬁguration.
suﬃcient to carry out the accessory tasks that the speciﬁc
application demands. When an even higher performance is
desired, multiple Cell processors can be used in parallel;
e.g. a Cell Blade hosting two processors can reach 81.76
Gbps.
On the other hand, a state transition table of approxi-
mately 1500 states may not be suﬃcient to recognize the
desired dictionary. To overcome this limitation, multiple
DFA tiles can be combined in a series conﬁguration, as in
Figure 6(b). In this conﬁguration, the tiles operate on the
same input data at a given time, but each tile has a distinct
STT. Each STT corresponds to just a portion of the dictio-
nary.
To improve throughput and dictionary size at the same
time, an application designer can adopt a mixed series/par-
allel conﬁguration, in which groups of tiles operate on dis-
tinct portions of the input, while tiles share the same STT
within a tile group, as depicted in Figure 7. The conﬁgu-
ration in ﬁgure corresponds to an overall throughput equal
to 10.22 Gbps, and a dictionary size which is roughly four
times larger than the one which ﬁts in a single tile.
6 Achieving Arbitrary Dictionary Size
through Dynamic STT Replacement
If the space available for the state transition tables (STT)
in the local storage of all the SPEs is not suﬃcient for the
desired application, a diﬀerent approach can be employed,
which allows us to support virtually unlimited dictionary
sizes, at the price of a smooth degradation in performance.
We call this approach dynamic STT replacement. The
dictionary is partitioned into smaller subsets, each corre-
sponding to an STT half as large as the one considered be-
fore, i.e. approximately 100 kbytes, which roughly corre-
spond to 800 states. Each SPE contains now two STTs,
which are managed in a double-buﬀering fashion. While
one STT is used to ﬁlter the input, the other is used to load
from main memory the next STT portion. The chain of
DMA transfers required to load the STTs from main mem-
ory can be orchestrated to happen in the data-transfer idle
time of the schedule of Figure 5. Each tile is assigned a
number of STTs, and it will ﬁlter the input streams against
each of those STTs, loading them cyclically one after the
other.
In a conﬁguration where an STT occupies 95 kbytes, a
complete STT load can happen every two scheduling pe-
riods, as Figure 8 shows. We are assuming the steady-
state condition in which the ﬁrst STT is already loaded
at the beginning of the periods shown. In the general
case, if the dictionary required by the application requires
n STTs, each SPE can now provide an eﬀective bandwidth
of 5.11/(2(n − 1)) Gbps. The n − 1 term is due to the fact
that, except for the very ﬁrst period, an entire cycle through
all the STTs requires n−1 transfers, rather than n. Figure 9
shows how the throughput provided by this approach varies
when the number of STTs grows.
Time
Process buffer 0
(match against STT 0)
(25.64 s)
Process buffer 1
(match against STT 0)
(25.64 s)
Process buffer 0
(match against STT 1)
(25.64 s)
Computation
Process buffer 1
(match against STT 1)
(25.64 s)
Process buffer 0
(match against STT 0)
(25.64 s)
Load input to buffer 0 (5.94 s)
Load input to buffer 1 (5.94 s)
Load input to buffer 0 (5.94 s)
Load input to buffer 1 (5.94 s)
Data transfer
Load next STT into STT 1
chunk 1/2 (48 kbyte)
(17.83 s)
Load next STT into STT 1
chunk 2/2 (47 kbyte)
(17.46 s)
Load next STT into STT 0
chunk 1/2 (48 kbyte)
(17.83 s)
Load input to buffer 0 (5.94 s)
Load next STT into STT 0
chunk 2/2 (47 kbyte)
(17.46 s)
Load input to buffer 1 (5.94 s)
Load next STT into STT 1
chunk 1/2 (48 kbyte)
(17.83 s)
Figure 8. Schedule of a dynamic state transi-
tion table (STT) replacement.
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Figure 9. Throughput provided by dynamic
STT replacement, when a variable number (1,
2, 4, 8) of tiles are employed.
7 Conclusions and Future Work
We have analyzed the suitability of the Cell BE architec-
ture when employed to perform string matching of a stream
of character against a given dictionary. We have identiﬁed
a modular component, the DFA tile, which represents the
optimal mapping of a ﬁnite state acceptor on a Cell SPE.
A DFA tile can process input streams at a throughput up
to 5.11 Gbps, with a state space comprising approximately
1500 states. We have shown how multiple tiles can be ﬂexi-
bly combined to achieve higher performance or to accept ar-
bitrarily sized dictionaries. In summary, the Cell BE proves
to be a fast and ﬂexible architecture when applied in this
domain.
Further work in this direction is being developed, also
exploring the potentials of the Cell BE when implementing
probabilistic string matching algorithms like Bloom ﬁlters.
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